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Abstract 
This paper presents a new low leakage power flip-flop based on CMOS ratioed latches with the master-slave structure. Dual-
threshold CMOS (DTCMOS) and channel length biasing leakage reduction techniques with power gating are used to reduce 
leakage power dissipations of the flip-flop. The simulation results show that the proposed flip-flop achieves considerable leakage 
reductions. 
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1.Introduction 
Continued technology scaling reduces area and delay of circuits at the expense of degradation in leakage power 
dissipation. As the threshold voltage scales down, sub-threshold leakage current increases exponentially [1, 2]. Power 
gating, dual-threshold CMOS (DTCMOS), and channel length biasing are effective techniques to achieve low leakage 
power design. The flip-flop (FF) that integrates these techniques can reduce sub-threshold leakage dissipation 
considerably. The results demonstrate that leakage power of the flip-flop are reduced not only in active mode but also in 
standby mode. All circuits are simulated using NCSU PDK 45nm technology.  
2.Leakage Power Reduction Techniques  
As CMOS devices approach nanometer processes, leakage dissipation has become a critical concern. Leakage 
current increases exponentially with shorter channel length, thinker oxide thickness and lower threshold voltage. 
Detailed reviews of leakage mechanisms are available in [2-5]. 
The sub-threshold current of MOS transistors Isub occurs due to minority carrier move by diffusion along the surface 
below the channel, when the gate voltage is below the threshold voltage [3]. It is the dominant contributor to the total 
leakage current at the 130 nm technology. Isub can be written as 
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where W and L denote transistor width and length, μ denotes carrier mobility, VT = kT/q  (≈26mV) is thermal voltage at 
temperature T, Csth=Cdep+Cit denotes the summation of depletion region capacitance and interface trap capacitance both 
per unit area of the MOS gate, VGS and VDS are gate-source voltage and drain-source voltage, Vth is threshold voltage, η 
is drain-induced barrier lowering (DIBL) coefficient and n = 1+ Csth / Cox is slope shape factor, where Cox is gate input 
capacitance per unit area of the MOS gate. 
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2.1.Power Gating Technique 
The power gating technique is an attractive leakage reduction technique especially in the system where the circuit 
spends the majority of the time in a standby state. Power gating technique uses high-threshold voltage (HTV) gating 
transistors to reduce the leakage current in sleep mode and low-threshold voltage (LTV) transistors in the critical path 
logic to keep fast performance in active mode. 
In active mode, the HTV gating transistors are turned on, and the virtual power line slightly becomes less than the 
supply voltage due to the IR drop across the gating transistors. This reduction leads to an increase in logic delay. 
Therefore sizes of gating transistors need to be optimized. 
In sleep mode, the gating transistors are turned off and determine the overall leakage current. HTV transistors lead 
to an exponential decrease in sub-threshold leakage current with increased Vth. It is easy realized in combinatorial 
circuits, but for sequential circuits, all data stored in the flip-flop will be lost. Therefore, the sequential circuits need to 
use extra circuits to store state values during sleep mode [6].  
2.2.DTCMOS technique 
From (1), the sub-threshold leakage current is exponentially proportional to the threshold voltage (Vth). Assuming 
symmetrical PMOS and NMOS, the delay of an inverter is [7] 
( )αthddddLd VVVKCt −= /                                                                                                                                             (2) 
where K is a delay fitting parameter, CL is load capacitance, Vdd is supply voltage, and a is velocity saturation parameter 
about 1 to 2. 
The dual-threshold CMOS (DTCMOS) technique utilizes low-threshold voltage (LTV) gates in the critical path to 
meet timing constraint and high-threshold voltage (HTV) gates in the non-critical path to reduce leakage dissipation not 
only in active but also in standby mode.  
2.3.Channel length biasing 
The channel length biasing increases the channel length of transistors to alter the threshold voltage and reduces 
leakage exponentially in both active and standby modes, while delay increases linearly with increasing gate length. 
Compared with other techniques, channel length biasing reduces leakage current without additional manufacturing cost 
[8-10].  
3.Low Leakage Flip-Flops 
Flip-flops are critical components in sequential logic circuits that contribute an appreciable proportion of the total 
leakage dissipation.  
3.1.Delay and Power of Flip-flops 
There are three important timing parameters associated with a flip-flop: setup time (TD-C), hold time (Thold) and 
propagation delay (TC-Q). The input (D) must valid before the clock triggering edge and TD-C is the time difference 
between input (D) and clock. Thold is the time that the input (D) must remain valid after the clock edge. TC-Q is the time 
difference between the output (Q) and the clock edge. Assuming Thold is met, the delay of a flip-flop can be expressed 
the time difference between input (D) and output (Q). 
) ,max( HL Q-CHL C-DLH Q-CLH C-DQ-D TTTTT ++=                                                                                                     (3) 
where TD-C LH and TD-C HL are low-to-high transition and high-to-low transitions time, TC-Q LH and TC-Q HL are low-to-high 
and high-to-low propagation delay. 
Another important metric is power dissipation that includes three components: the internal power dissipation (PVdd), 
the clock driving power dissipation (PVdc) and the data driving power dissipation (PVdi). PVdd is the energy consumed for 
switching internal nodes and driving the output load capacitances of the flip-flop. PVdc and PVdi are consumed by the 
clock and input data to drive the load on the clock and data inputs, respectively. All of these power dissipations include 
dynamic and leakage power [11]. 
3.2.Transmission-gate Flip-flop 
The transmission-gate flip-flop (TG FF) is shown in Fig. 1, which is extensively used in sequential circuits because 
of its simple structure with reliable performance. Thus it is taken as a benchmark circuit for comparing performances 
with the proposed flip-flop.  
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Figure 1.  Transmission-gate flip-flop (TG FF). 
3.3.Low leakage ratioed flip-flop 
A ratioed CMOS latch is shown in Fig. 2(a). In order to reduce leakage power of the flip-flop, a low leakage power 
CMOS ratioed (LLR) latch is proposed in this paper, as shown in Fig. 2(b). The structure of the LLR latch is similar to 
the ratioed CMOS latch shown in Fig. 2(a), which consists of a cross-coupled inverter pair, evaluation transistors (n1, 
n4 and n5) to driving the latch from one state to another. 
 
Figure 2.  (a) CMOS ratioed latch, and (b) low leakage ratioed latch. 
Dual-threshold CMOS (DTCMOS) and channel length biasing leakage reduction techniques with power gating is 
used to reduce leakage power of the latch. A high-threshold voltage (HTV) gating transistor (p1) is inserted to cut the 
path from Vdd to ground in sleep mode, thus reduces the sub-threshold leakage current efficiently. The hold transistors 
(P4 and P5) are paralleled to store values during sleep mode. The clamp transistors (n2 and n3) prevent the outputs from 
floating. n2, n3, p4 and p5 use high-threshold voltage (HTV) transistor to hold the state and reduce leakage dissipation 
since they are in the non-critical path. Other transistors use low-threshold voltage (LTV) transistor to keep performance, 
since they are in the critical path.  
Fig. 3 shows the low leakage flip-flop (LLR FF) based on the low leakage latches with the master-slave structure.  
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Figure 3.  Low leakage ratioed flip-flop (LLR FF). 
The LLR FF consists two identical cascaded latches operating on complementary clocks. The inverters for driving 
clock inputs are also power-gated by inserting a HTV transistor to reduce leakage power in sleep mode. With three extra 
transistors and various leakage reduction techniques, LLR flip-flops can reach low leakage power dissipation. LLR flip-
flops are differential, complementary data inputs and outputs, while the TG flip-flop requires inverters to provide 
complementary inputs and outputs.  
4.Experimental Results 
HSPICE simulations have been carried out for the two flip-flops. All circuits are simulated with HSPICE at a NCSU 
PDK 45nm technology. In order to simulate the work environment of the flip-flops, the testing platform is shown in Fig. 
4.  
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Figure 4.  Testing platform of flip-flops. 
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The delay and power dissipation of the circuits in the black box are tested. In order to assure the fairness of the 
comparison, the four inverters are paralleled after all outputs to act as load capacitances, and the same input is given to 
these circuits. Different power supplies are offered to the flip-flops to test the PVdd, PVdc and PVdi, respectively. 
A size optimization considering function and power has been carried out for the two flip-flops. In the TG FF, the 
minimum channel length of all the transistors is taken as L=2λ=0.046μm, and the sizes of all the transistors are 
WP/LP=6λ/2λ and WN/LN =3λ/2λ, respectively. The transistors sizes of the LLR flip-flops are shown in Table 1. 
 As shown table 1, in the low leakage latch, all LTV transistors use the channel length biasing with a 20% increase. 
The channel length biasing reduces leakage exponentially in both of active and standby mode, while delay increases 
linearly. 
TABLE I.  WIDTH LENGTH RATIOS OF TRANSISTORS IN THE LLR FLIP-FLOP 
Transistors P1, N2, N3 P4, P5 P2, P3 N1, N4, N5
W/L 3λ/2λ 15λ/2λ 12λ/2.4λ 10λ/2.4λ 
 
Zero bias threshold voltage of LTV transistors and HTV transistors are shown in Table 2. The parameter of HTV 
transistor is nearly 1.8 times of LTV transistors. 
TABLE II.  ZERO BIAS THRESHOLD VOLTAGE OF LTV AND HTV TRANSISTORS IN THE LLR FLIP-FLOP 
Transisto
rs 
LTV 
NMOS 
HTVNM
OS 
LTV 
PMOS HTV PMOS 
Vth0(V) 0.471 0.853 -0.423 -0.771 
Timing parameters, leakage power dissipation in sleep mode and active mode, total power consumptions of the LLR 
flip-flop have been compared with the TG flip-flop. 
4.1.Timing Parameter 
Timing parameters of TG and LLR flip-flops are shown in Table 3. The delay of the LLR flip-flop is nearly 3.12 
times of TG flip-flop due to using HTV gating transistor. 
TABLE III.  TIMING PARAMETER 
Flip-Flops L LR FF TG FF 
Rise time (ps) 252.0 69.14 
Fall time (ps) 211.3 43.73 
Delay time (ps) 308.5 98.78 
4.2.Leakage Power 
Fig. 5 shows the leakage power of the two flip-flops for different inputs in sleep mode and active mode. In the Fig. 5, 
LLR_PVdi_sleep, LLR_PVdc_sleep, and LLR_PVdd_sleep are leakage power dissipations of the LLR flip-flop at sleep 
mode, respectively. LLR_PVdi_active, LLR_PVdc_active, and LLR_PVdd_active are leakage power dissipations of the 
LLR flip-flop at active mode, respectively. TG_PVdi, TG_PVdc, and TG_PVdd are leakage power dissipations of the TG 
flip-flop, respectively. 
Compared with the TG flip-flop, due to adopting leakage reduction techniques, the total average leakage power 
dissipation of the LLR flip-flop can save 34.69% and 9.38% for sleep and active modes, respectively.  
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Figure 5.  Leakage power dissipations of the TG flip-flop and LLR flip-flop for different inputs at10MHz. 
4.3.Total Power 
Fig. 6 shows the total power dissipations of the two flip-flops for various input activities. In the Fig. 6, LLR_PVdi, 
LLR_PVdc, and LLR_PVdd are total average power dissipations of the LLR flip-flop, respectively. TG_PVdi, TG_PVdc, and 
TG_PVdd are total average power dissipations of the TG flip-flop, respectively. 
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Figure 6.  Total power dissipations of the TG flip-flop and LLR flip-flop for various input activities at10MHz. 
Compared with the TG flip-flop, the LLR flip-flop has low total power consumption when activity of input D is less 
than 0.065. 
5.Conclusion 
This paper focuses on low leakage ratioed flip-flop by using power gating, dual-threshold CMOS and channel length 
biasing leakage reduction techniques. The simulation results show that the proposed flip-flop achieves considerable 
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leakage reductions. The proposed low leakage ratioed flip-flop (LLR FF) realized with the integrated leakage reduction 
techniques achieves leakage savings compared to the transmission-gate flip-flop. 
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